Low power networks-on-chip

Low Power Networks-on-Chip Edited by: (editors) Cristina Silvano Marcello Lajolo Gianluca Palermo In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and res...

Full description

Bibliographic Details

Corporate Author:	SpringerLink (Online service)
Other Authors:	Silvano, Cristina, Lajolo, Marcello, Palermo, Gianluca
Format:	Electronic Resource
Language:	English
Published:	Boston Springer 2011.
Subjects:	Electronic books. Networks on a chip.
Online Access:	Available for University of the Philippines Diliman via SpringerLink.Click here to access